Design of ternary subtractor using multiplexers

Abstract

Purpose

The purpose of this paper is to design multiplexers (MUXs) based on ternary half subtractor and full subtractor using carbon nanotube field-effect transistors.

Design/methodology/approach

Conventionally, the binary logic functions are developed by using the binary decision diagram (BDD) systems. Each node in BDD is replaced by 2:1 MUX to implement the digital circuits. Similarly, in the ternary decision diagram, each node has to be replaced by 3:1 MUX. In this paper, ternary transformed BDD is used to design the ternary subtractors using 2:1 MUXs.

Findings

The performance of the proposed ternary half subtractor and full subtractor using the 2:1 MUX are compared with the 3:1 MUX-based ternary circuits. It has been observed that the delay, power and power delay product values are reduced, respectively, by 67.6%, 84.3%, 94.9% for half subtractor and 67.7%, 70.1%, 90.3% for full subtractor. From the Monte Carlo simulations, it is observed that the propagation delay and power dissipation of the proposed subtractors are increased by increasing the channel length due to process variations. The stability test is also performed and observed that the stability increases as the channel length and diameter are increased.

Originality/value

The proposed half subtractor and full subtractor show better performance over the existing subtractors.

Citation

Kolanti, T.N.J. and K.S., V.P. (2023), "Design of ternary subtractor using multiplexers", Circuit World, Vol. 49 No. 3, pp. 315-327. https://doi.org/10.1108/CW-05-2020-0096